Untitled

Pasted by Anonymous on Mon Jun 15 12:14:27 2020 UTC as Text only 
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
        __   _ __      _  __
       / /  (_) /____ | |/_/
      / /__/ / __/ -_)>  <
     /____/_/\__/\__/_/|_|
   Build your hardware, easily!

 (c) Copyright 2012-2020 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Jun 15 2020 13:36:58
 BIOS CRC passed (f562e79e)

 Migen git sha1: b1b2b29
 LiteX git sha1: 08bef5fc

--=============== SoC ==================--
CPU:       RocketRV64[imac] @ 100MHz
BUS:       WISHBONE 32-bit - 4GiB
CSR:       32-bit data
ROM:       32KiB
SRAM:      4KiB
MAIN-RAM:  1048576KiB

--========== Initialization ============--
Initializing SDRAM...
SDRAM now under software control
SDRAM now under software control
Read leveling:
m0, b00: |00000000000000000000000000000000| delays: -
m0, b01: |00000000000000000000000000000000| delays: -
m0, b02: |00000000000000000000000000000000| delays: -
m0, b03: |00000000000000000000000000000000| delays: -
m0, b04: |00000000000000000000000000000000| delays: -
m0, b05: |00000000000000000000000000000000| delays: -
m0, b06: |00000000000000000000000000000000| delays: -
m0, b07: |11000000000000000000000000000000| delays: 01+-01
m0, b08: |00011111111111111000000000000000| delays: 10+-07
m0, b09: |00000000000000000011111111111111| delays: 25+-07
m0, b10: |00000000000000000000000000000000| delays: -
m0, b11: |00000000000000000000000000000000| delays: -
m0, b12: |00000000000000000000000000000000| delays: -
m0, b13: |00000000000000000000000000000000| delays: -
m0, b14: |00000000000000000000000000000000| delays: -
m0, b15: |00000000000000000000000000000000| delays: -
best: m0, b08 delays: 09+-06
m1, b00: |00000000000000000000000000000000| delays: -
m1, b01: |00000000000000000000000000000000| delays: -
m1, b02: |00000000000000000000000000000000| delays: -
m1, b03: |00000000000000000000000000000000| delays: -
m1, b04: |00000000000000000000000000000000| delays: -
m1, b05: |00000000000000000000000000000000| delays: -
m1, b06: |00000000000000000000000000000000| delays: -
m1, b07: |11100000000000000000000000000000| delays: 01+-01
m1, b08: |00011111111111111100000000000000| delays: 10+-07
m1, b09: |00000000000000000001111111111111| delays: 25+-06
m1, b10: |00000000000000000000000000000000| delays: -
m1, b11: |00000000000000000000000000000000| delays: -
m1, b12: |00000000000000000000000000000000| delays: -
m1, b13: |00000000000000000000000000000000| delays: -
m1, b14: |00000000000000000000000000000000| delays: -
m1, b15: |00000000000000000000000000000000| delays: -
best: m1, b08 delays: 10+-07
SDRAM now under hardware control
Memtest OK
Memspeed Writes: 366Mbps Reads: 654Mbps

--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
             Timeout
No boot medium found

--============= Console ================--

litex> mr 0x100049e0 16
Memory dump:
0x100049e0  ba 06 00 10 00 00 00 00 00 35 00 10 00 00 00 00  .........5......

litex> 
litex> mr 0x11000000 16
Memory dump:
0x11000000  ba 06 00 10 00 00 00 00 00 35 00 10 00 00 00 00  .........5......

litex>